Scott Dickson
Mentor
Rising Codementor
US$0.00
For every 15 mins
ABOUT ME
VHDL and Verilog designer for FPGAs and ASICs
VHDL and Verilog designer for FPGAs and ASICs
Extensive experience in VHDL and Verilog for FPGA RTL Design and Verification. Teach at Cal State Fullerton for the FPGA design certificate.
English
Tijuana (-07:00)
Joined September 2017
EXPERTISE
20 years experience
Expert in VHDL RTL and Verification for FPGAs.
Expert in VHDL RTL and Verification for FPGAs.
REVIEWS FROM CLIENTS
Scott's profile has been carefully vetted and approved as a Codementor. Connect with Scott now, and leave a review for them once you're done!
PROJECTS
Multiple FPGA designs
2017
VHDL
VHDL